Office of Technology Transfer – University of Michigan

Low-Power, Low-Noise Open-Loop CMOS Preamplifier

Technology #4194

Questions about this technology? Ask a Technology Manager

Download Printable PDF

Categories
Researchers
Euisik Yoon
Managed By
Joohee Kim
Licensing Specialist, Physical Sciences & Engineering 734.764.8202
Patent Protection
US Patent 8,922,274
Publications
A 1 microW 85nV/√ Hz Pseudo Open-Loop Preamplifier with Programmable Band-Pass Filter for Neural Interface System
31st Annual International IEEE EMBS Conference, September, 2-6, 2009, Minneapolis, Minnesota, USA, 2009

Background

With advances in CMOS technology, there has been a significant progress in implementing multichannel implantable neural systems. However, long-term monitoring of the brain activities remains a challenge due to stringent constraints in power, noise and area for hardware implementation. To establish the reliable monitoring of vulnerable neural signals, front-end preamplifier have been explored. Most such amplifiers utilize closed-loop topologies with input transistors but these amplifiers impose the stability constraint, limiting their power-noise efficiency. While low-power open-loop amplifier has been proposed, single-ended output is susceptible to common mode noise and supply fluctuation.

Technology

University of Michigan researchers have developed an energy efficient pseudo open-loop amplifier with programmable band-pass filter developed for neural interface systems. The proposed amplifier consumes 400nA at 2.5V power supply, with measured thermal noise level of 85nV/√Hz and input-referred noise of 1.69 microVrms from 0.3Hz to 1 kHz. The amplifier has a noise efficiency factor of 2.43, the lowest in the differential topologies reported up to date to our knowledge. By programming the switched-capacitor frequency and bias current, we could control the bandwidth of the preamplifier from 138 mHz to 2.2 kHz to meet various application requirements. The entire preamplifier including band-pass filters has been realized in a small area of 0.043mm2 using a 0.25µm CMOS technology.

Applications and Advantages

Applications

  • Amplifier for neural interface systems

Advantages

  • Retention of high linearity and stable operation over process and bias variations
  • Reduced area